In this letter, the impact of the uniaxial strain SiGe source/drain ͑S/D͒ on hot carrier reliability in 45 nm p-type metal-oxide-semiconductor field-effect transistor is investigated in detail. We find that the extra mechanical stress deteriorates the gate oxide and/or generates interface states significantly, resulting in the hot carrier degradation dominantly driven by the drain avalanche hot carrier stress ͑V g =1/ 2V d ͒, as opposed to the channel hot electron stress ͑V g = V d ͒, the well-known dominant mechanism for hot carrier degradation in the conventional deep submicron devices. A model to explain the mechanism of these observations is proposed. © 2008 American Institute of Physics. ͓DOI: 10.1063/1.2904647͔
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As the gate-oxide thickness in the complementary metaloxide-semiconductor ͑CMOS͒ technology continues to scale down, it becomes inevitably more vulnerable under a high electric field. Consequently, the gate oxide and oxide-silicon interface are deteriorated significantly after hot carrier stress ͑HCS͒. For conventional deep submicron devices, the dominant mechanism of device degradation under HCS changes from the drain avalanche hot carriers ͑DAHC͒ injection at the maximum substrate current I sub ͑V g =1/ 2V d ͒ ͑Ref. 1͒ to the channel hot electron injection ͑CHE͒ under the maximum gate voltage ͑V g = V d ͒.
2-5 On the other hand, the strain engineering such as the embedded SiGe source/drain ͑S/D͒ has been extensively utilized to improve p-type MOS field-effect transistor ͑p-MOSFET͒ carrier mobility [6] [7] [8] and implemented widely in today's state-of-the-art p-MOSFET fabrication. For the deep nanodevices, it is highly suspected that the extra mechanical stress from strain engineering would further deteriorate gate oxide and/or interface and the strain effect would intensify the HCS degradations. However, so far, no clear studies about the influence of the mechanical stress on HCS reliability characterization have been reported. In the past, for p-MOSFETs, most of studies have been focused on the negative bias temperature instability, 9, 10 and been neglected for the HCS reliability because the mean free path of holes in silicon is shorter than that of the electrons and holes scatter more frequently and fewer holes could gain enough energy ͑about 4 eV͒ to deteriorate the interface and/or gate dielectric. Nevertheless, as p-MOSFET device is scaled down to deep nanoregime, both HCS reliability and the influence of a mechanical stress could not be ignored for its very small dimension.
In this letter, we report the impact of the uniaxial strain SiGe S/D on the HCS reliability in 45 nm p-MOSFETs. Experimental results show that the extra mechanical stress from the SiGe S/D would cause more serious degradations after the DAHC type stress than that after CHE type stress, a fact that is contrary to the conventional deep submicron device without strained SiGe S/D.
The p-MOSFET devices with width/length ratio of 10/ 0.1 were fabricated by a state-of-the-art 45 nm CMOS foundry technology on ͑100͒ silicon substrates.
11 After shallow trench isolation and gate formation, the in situ boron doped p + Si 0.8 Ge 0.2 S/D with boron concentration of 10 18 -10 19 cm −3 is selectively deposited under ultravacuum at 600°C. The gate is boron doped p + polysilicon with a 1.6-1.7 nm nitride oxide grown by a decoupled plasma nitridation. In order to protect the gate damages from the SiGe S/D recess etching, before etching, we deposit a tetraethylorthosilicate film and a nitride film as the hard mask ͑HM͒. Then the HM is removed after SiGe deposition. The transmission electron microscopy examination shows intact S/D junction and no damages induced by the S/D recess etching. Subsequently, processes of lightly-doped drain implant, spacer formation, postimplantation rapid thermal annealing ͑RTA͒ ͑at 900°C for 30 s͒, and back-end process were implemented to complete the devices. With the RTA, the damages induced by the recessing S/D etching can be reduced to a minimum. For comparison purposes, devices without SiGe S/D are also fabricated under the same processing conditions.
The HCS degradations were investigated by the widely used charge pumping ͑CP͒ method. [12] [13] [14] [15] Both DAHC and CHE stress modes are investigated. The devices were stressed under V g = V d = −2 V and V g =1/ 2V d = −1 V for the CHE and the DAHC modes, respectively. In both stress modes, the source/substrate was grounded and the drain was connected to V d . The stress time was set to 500 and 5000 s. The CP measurements were performed using a pulse generator ͑Agilent-8110͒ and a precision semiconductor parameter analyzer ͑Agilent-4156C͒ under the conditions of 1.5 V gate pulse, 1 MHz frequency, −0.1 V reversely biased S/D, and 80 ns of pulse rise /fall time, respectively. Figure 1 illustrates the schematic cross section of our 45 nm p-MOSFET device with strained SiGe S/D. In general, there are some sources to deteriorate the ultrathin gate dielectric and interface for the interface states ͑N it ͒ generation. One is the compressively mechanical stress resulted from the lattice mismatch between Si and SiGe ͑a Si = 5.430 95 Å, a SiGe = 5.4806 Å͒. The mechanical stress in the channel decreases with the distance from the SiGe drain and has a maximum value located at the drain side, as shown in Fig. 2 , the T-CAD ͑Technology Computer Aided Design package͒ simulated stress distribution in our p-MOSFET device. The maximum mechanical stress will cause the maximum damages of the channel located at the drain side ͓i.e., region III in Figs. 1 and 2͑b͔͒ . Another source is the high electric field resulted from the HCS. Under the CHE mode stress, the largest field occurs between the gate and the channel ͑V g − V sub =−2 V͒. As a result, most of damages take place at regions I and II, as illustrated in Fig. 1 . For the DAHC mode stress, the field in the channel is lower ͑V g − V sub =−1 V͒ and hence the hot carries should be accelerated continuously until arriving the drain side to gain enough energy for avalanche impact ionization. The impact ionization creates a substrate current and injection of hot carrier into the gate dielectric ͑V g − V d =1 V͒, resulting in the maximum damages presented at the drain side ͑region III͒. These damages can be evaluated by the measurements of CP current ͑I CP ͒. Figure  3 gives the measured I CP under DAHC stress mode for various stress time in both SiGe and non-SiGe devices, respectively. In the non-SiGe devices, the I CP current with 500 or 5000 s stress is almost identical. This means that when the channel is scaled, only the DAHC electric field stress alone does not induce serious HCS degradation. However, in the SiGe S/D devices, the initial I CP is 76.6 pA, larger than the 51 pA in the non-SiGe devices, implying that the gate and interface indeed have been damaged by the SiGe S/D mechanical stress. In addition, with increasing stress time, the I CP current of SiGe device significantly increases as compared to the slight increase of I CP current in the non-SiGe S/D counterpart. Our data clearly manifest that the strained SiGe S/D enhances the DAHC stress mode HCS degradation. In addition, the inset on the right of Fig. 3 shows that the normalized I CP bell-like curves after 500 and 5000 s stress are shifted toward the positive V g voltage. The positive V g shift can be attributed to the hot electrons trapped in the gate dielectric. In the contrary, as shown in Fig. 4 , in the CHE stress mode, the I CP currents for various stress time are less than that under DAHC stress mode, although the initial I CP current of the SiGe devices is larger than that of nonSiGe counterparts. This is reasonable because most of the damages caused by the strained SiGe S/D are located near 
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drain side. Moreover, even the field direction in the strained SiGe S/D is preferable for hot holes injection, the barrier height of SiO 2 / Si for holes is too high ͑larger than 4 eV͒ to inject carriers and, hence, no I CP -V g curve shift is found ͑the inset on the right of Fig. 4͒ . Furthermore, the I CP current increases in the positive V g region with the stress time, clearly indicating that the I CP in region II is enhanced by the SiGe mechanical stress, as illustrated in the inset of top left Fig. 1 . In other words, the behaviors of hot carriers are different for two HCS modes in the presence of strained SiGe S/D. Furthermore, other source such as the recessing S/D etching-induced damages may contribute to the hot carrier degradations. Conventionally, this etching-induced damage will induce S/D leakage; however, in this work, due to the addition of hard mask and RTA, the damages are dramatically reduced. Thus, its effect on hot carrier degradation becomes minor, as compared to the SiGe mechanical stress and high electric field resulted from the HCS. We also compare the threshold voltage shifts ͑⌬V t ͒, saturation current degradations ͑⌬I dsat ͒, and number of interface states ͑N it ͒ in both SiGe and non-SiGe devices after 5000 s for DAHC and CHE stress modes, respectively. ͑Please see the table inserted in Fig. 1 , where the "ϩ" and "Ϫ" means the "increasing" and "decreasing" for the amount after the stress from the initial value, respectively.͒ In the non-SiGe devices, the increasing of Nit number after CHE mode stress ͑44.54%͒ is larger than that after DAHC stress ͑5.53%͒, suggesting that the CHE mode dominates the HCS degradation, a well-known phenomena in the deep submicron devices.
2,3
However, in the SiGe devices, Nit after DAHC stress mode increases substantially to 945.12%, much larger than 57.8% after CHE stress mode. Similar observation is found on the ⌬V t and I dsat degradations as well. Clearly, the dominant mechanism of HCS degradation is the DAHC stress mode in the presence of strained SiGe S/D.
In summary, the HCS degradations in 45 nm p-MOSFETs with and without uniaxial strain SiGe S/D have been investigated and compared. The strained SiGe S/D significantly enhances the hot carrier damages at the interface and gate oxide, especially near to the drain. Consequently, the dominant mechanism of HCS degradation in the strained SiGe S/D devices is found to be different from that in nonstrained devices. Thus, it is suggested the influence of mechanical stress on HCS degradation could be more severe in the advanced deep nano devices for the further dimension scaling. 
